update 1.8
This commit is contained in:
@@ -4,19 +4,19 @@
|
||||
* Version : V1.0.0
|
||||
* Date : 2021/06/06
|
||||
* Description : Main program body.
|
||||
*********************************************************************************
|
||||
* Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
|
||||
* Attention: This software (modified or not) and binary are used for
|
||||
* microcontroller manufactured by Nanjing Qinheng Microelectronics.
|
||||
*******************************************************************************/
|
||||
*********************************************************************************
|
||||
* Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
|
||||
* Attention: This software (modified or not) and binary are used for
|
||||
* microcontroller manufactured by Nanjing Qinheng Microelectronics.
|
||||
*******************************************************************************/
|
||||
|
||||
/*
|
||||
*@Note
|
||||
Analog watchdog routine:
|
||||
ADC channel 1 (PA1), detect that the ADC conversion data on the rule group channel
|
||||
is outside 2000 - 3500 and trigger the simulation Watchdog interrupt.
|
||||
|
||||
*/
|
||||
*Analog watchdog routine:
|
||||
*ADC channel 1 (PA1), detect that the ADC conversion data on the rule group channel
|
||||
*is outside 2000 - 3500 and trigger the simulation Watchdog interrupt.
|
||||
*
|
||||
*/
|
||||
|
||||
#include "debug.h"
|
||||
|
||||
@@ -125,9 +125,11 @@ int main(void)
|
||||
u16 ADC_val;
|
||||
|
||||
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
|
||||
SystemCoreClockUpdate();
|
||||
Delay_Init();
|
||||
USART_Printf_Init(115200);
|
||||
printf("SystemClk:%d\r\n", SystemCoreClock);
|
||||
printf( "ChipID:%08x\r\n", DBGMCU_GetCHIPID() );
|
||||
|
||||
ADC_Function_Init();
|
||||
|
||||
|
||||
Reference in New Issue
Block a user