bstanwell/ch32v20x-examples
2
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

V1.9

Browse Source
This commit is contained in:
qiyongshuang
2023-12-01 10:33:09 +08:00
parent de6d68c654
commit ec059e0b18
395 changed files with 37947 additions and 28760 deletions
Download Patch File Download Diff File Expand all files Collapse all files
EVT/EXAM/BLE/SpeedTest_Central/APP/central.c
+18 -2
View File
@@ -38,11 +38,27 @@
// Scan duration in 0.625ms
#define DEFAULT_SCAN_DURATION 2400
/* 1M Parameter same as peripheral
* BLE_BUFF_NUM:20
* BLE_TX_NUM_EVENT:6
* CONNECTION_INTERVAL:13
*/
//// Connection min interval in 1.25ms
//#define DEFAULT_MIN_CONNECTION_INTERVAL 13
//
//// Connection max interval in 1.25ms
//#define DEFAULT_MAX_CONNECTION_INTERVAL 13
/* 2M Parameter same as peripheral
* BLE_BUFF_NUM:20
* BLE_TX_NUM_EVENT:9
* CONNECTION_INTERVAL:12
*/
// Connection min interval in 1.25ms
#define DEFAULT_MIN_CONNECTION_INTERVAL 11
#define DEFAULT_MIN_CONNECTION_INTERVAL 12
// Connection max interval in 1.25ms
#define DEFAULT_MAX_CONNECTION_INTERVAL 11
#define DEFAULT_MAX_CONNECTION_INTERVAL 12
// Connection supervision timeout in 10ms
#define DEFAULT_CONNECTION_TIMEOUT 100
EVT/EXAM/BLE/SpeedTest_Central/APP/system_ch32v20x.c
+1
View File
@@ -205,6 +205,7 @@ void SystemCoreClockUpdate (void)
*/
static void SetSysClock(void)
{
//GPIO_IPD_Unused();
#ifdef SYSCLK_FREQ_HSE
SetSysClockToHSE();
#elif defined SYSCLK_FREQ_48MHz_HSE